

QSFP28 1310nm 50G 10km Transceiver PQS50-3110

Features

- ✓ Duplex LC receptacle optical interface
- ✓ Supports 50GBASE-LR data rate
- ✓ Hot-pluggable QSFP28 form factor
- ✓ 1310nm window uncool DML TOSA
- ✓ Receiver: PIN ROSA
- ✓ Low power dissipation(Max:4.5W)
- ✓ Built in digital diagnostic function
- ✓ Operating case temperature range:0°C to 70°C

Applications

- ✓ 50GBASE-LR


Standard

- ✓ Compliant with IEEE 802.3cd
- ✓ Compliant with QSFP28 MSA hardware specifications
- ✓ Compliant with RoHS

Description

The optical transceiver integrates the transmit and receive path onto one module. On the transmit side, two lanes of serial data streams are recovered, retimed, and mux to one PAM4 laser drivers, which control one DML with 1310 nm center wavelengths. The optical signals are coupled into a single-mode fiber through an industry-standard LC connector. On the receive side, 1310nm PAM4 optical data streams are optically demultiplexed by an integrated optical demultiplexer. Each data stream is recovered by a PIN photodetector and PAM4 transimpedance amplifier, retimed, and demux to two 25G NRZ signal output driver. This module features a hot-pluggable electrical interface, low power consumption, and 2-wire serial interface.

Functional Diagram



Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit	Note
Supply Voltage	V_{cc}	-0.5	3.6	V	
Storage Temperature	T_s	-40	85	°C	
Relative Humidity	R_H	0	85	%	
Rx Damage Threshold, per Lane	P_{Rdmg}	5.2		dBm	

Note: Stress in excess of the maximum absolute ratings can cause permanent damage to the transceiver.

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
50GBASE Data Rate	DR		50		Gb/s	
Supply Voltage	V_{cc}	3.14	3.3	3.47	V	
Supply Current	I_{cc}			1.3	A	
Operating Case Temp.	T_c	0		70	°C	

Electrical Characteristics (Top=0~70°C, Vcc=3.14~3.47V)

(Tested under recommended operating conditions, unless otherwise noted)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Transmitter						
Signaling rate per lane	DR _{PL}	26.5625			Gb/s	
Differential input return loss (min)	RL _{d(f)}	9.5–0.37f, 0.01≤f<8			dB	
		4.75–7.4log ₁₀ (f/14), 8 ≤ f<19				
Differential to common mode input return loss (min)	RL _{dc(f)}	22-20(f/25.78), 0.01≤f<12.89			dB	
		15-6(f/25.78), 12.89≤f<19				
Differential termination mismatch	T _m	-	-	10	%	
Eye width	E _w	-	-	0.46	UI	
Eye height	E _h	-	95	-	mV	
DC common mode voltage	DC _v	-350	-	2850	mV	
Receiver						
Signaling rate per lane	DR _{PL}	25.78			Gb/s	
Differential data output swing	V _{out(pp)}	400	-	800	mV	
Eye width	E _w	0.57	-	-	UI	
Vertical eye closure	V _{ec}	-	-	5.5	dB	
Differential output return loss (min)	RL _{d(f)}	9.5–0.37f, 0.01≤f<8			dB	
		4.75–7.4log ₁₀ (f/14), 8 ≤ f<19				
Common to differential mode conversion return loss (min)	RL _{dc(f)}	22-20(f/25.78), 0.01≤f<12.89			dB	
		15-6(f/25.78), 12.89≤f<19				
Differential termination mismatch	T _m	-	-	10	%	
Transition time, 20% to 80%	T _r /T _f	12	-	-	ps	20%~80%


Optical Characteristics (Top=0~70°C, Vcc=3.14~3.47V)

Tested under recommended operating conditions, unless otherwise noted Optical Characteristics For IEEE802.3cd 50GBASE-LR

Parameter	Symbol	Unit	Min	Typ	Max	Notes
Transmitter						
Signaling rate	DR	Gb/s	26.5625 ± 100 ppm			
Modulation format			PAM4			
Wavelength Range	λ_0	nm	1304.5	1311	1317.5	
Average launch power	P_{avg}	dBm	-4.5	-	4.2	
Optical modulation amplitude (OMA)	OMA	dBm	-1.5	-	4	
Launch Power in OMA minus TDECQ	OMA-TDECQ	dB	-2.9			
Extinction ratio	ER	dB	3.5	-	-	
Side-mode suppression ratio	SMSR	dB	30	-	-	
Transmitter and dispersion eye closure for PAM4	TDECQ	dB			3.4	
Average launch power of OFF transmitter	P_{OFF}	dBm	-	-	-16	
RIN17.1OMA		dB/Hz	-132			
Receiver						
Receive Rate	DR	Gb/s	26.5625 ± 100 ppm			
Modulation format			PAM4			
Wavelength Range	λ_0	nm	1304.5	1311	1317.5	
Damage Threshold		dBm	5.2			
Overload Input Optical Power	P_{max}	dBm	4.2	-	-	
Average Receive Power	P_{in}	dBm	-10.8	-	4.2	
Receiver power (OMA _{outer})		dBm			4	
Receiver reflectance		dB			-26	
Receiver Sensitivity(OMA)@ 2.4×10^{-4} , Pre-FEC	P_{sens1}	dBm	-	-	-8.4	
Stressed Sensitivity(OMA)	P_{sens2}	dBm	-	-	-6.4	
Stressed eye closure for PAM4	SECQ	dB	-	-	3.4	
Los De-Assert	P_d	dBm	-	-	-12.3	
Los Assert	P_a	dBm	-24	-	-	
Loss Hysteresis	$P_d - P_a$	dBm	0.5			

Notes:

Pin Description



Pin	Name	Logic	Description	Notes
1	GND		Ground	1
2	Tx2n	CML-I	Transmitter Inverted Data Input	10
3	Tx2p	CML-I	Transmitter Non-Inverted Data Input	10
4	GND		Ground	1
5	Tx4n	CML-I	Transmitter Inverted Data Input,NC	10
6	Tx4p	CML-I	Transmitter Non-Inverted Data Input,NC	10
7	GND		Ground	1
8	ModSelL	LVTTL-I	Module Select	3
9	ResetL	LVTTL-I	Module Reset	4
10	Vcc Rx		+3.3V Power Supply Receiver	2
11	SCL	LVC MOS-I/O	2-wire serial interface clock	5
12	SDA	LVC MOS-I/O	2-wire serial interface data	5
13	GND		Ground	1
14	Rx3p	CML-O	Receiver Non-Inverted Data Output,NC	9
15	Rx3n	CML-O	Receiver Inverted Data Output,NC	9
16	GND		Ground	1
17	Rx1p	CML-O	Receiver Non-Inverted Data Output	9
18	Rx1n	CML-O	Receiver Inverted Data Output	9
19	GND		Ground	1
20	GND		Ground	1

Pin	Name	Logic	Description	Notes
21	Rx2n	CML-O	Receiver Inverted Data Output	9
22	Rx2p	CML-O	Receiver Non-Inverted Data Output	9
23	GND		Ground	1
24	Rx4n	CML-O	Receiver Inverted Data Output,NC	9
25	Rx4p	CML-O	Receiver Non-Inverted Data Output,NC	9
26	GND		Ground	1
27	ModPrsL	LVTTL-O	Module Present	6
28	IntL	LVTTL-O	Interrupt	7
29	Vcc Tx		+3.3V Power supply transmitter	2
30	Vcc1		+3.3V Power supply	2
31	LPMMode	LVTTL-I	Low Power Mode	8
32	GND		Ground	1
33	Tx3p	CML-I	Transmitter Non-Inverted Data Input,NC	10
34	Tx3n	CML-I	Transmitter Inverted Data Input,NC	10
35	GND		Ground	1
36	Tx1p	CML-I	Transmitter Non-Inverted Data	
37	Tx1n	CML-I	Transmitter Inverted Data Input	10
38	GND		Ground	1

Notes:

1: GND is the symbol for signal and supply (power) common for the module. All are common within the module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal- common ground plane.

2: Vcc Rx, Vcc1 and Vcc Tx shall be applied concurrently. Vcc Rx Vcc1 and Vcc Tx may be internally connected within the module in any combination. The connector pins are each rated for a maximum current of 1000 mA. Recommended host board power supply filtering is shown below .

3: The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple modules on a single 2-wire interface bus. When the ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host. ModSelL signal input node shall be biased to the "High" state in the module.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de- assert time after any modules are deselected. Similarly, the host shall wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-

asserting periods of different modules may overlap as long as the above timing requirements are met.

4: The ResetL pin shall be pulled to Vcc in the module. A low level on the ResetL pin for longer than the minimum pulse length ($t_{\text{Reset_init}}$) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_{init}) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_{init}) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by asserting "low" an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

5: Low speed signaling other than SCL and SDA is based on Low Voltage TTL (LVTTTL) operating at Vcc. Vcc refers to the generic supply voltages of VccTx, VccRx, Vcc_host or Vcc1.

Hosts shall use a pull-up resistor connected to Vcc_host on each of the 2-wire interface SCL (clock), SDA (data), and all low speed status outputs. The SCL and SDA is a hot plug interface that may support a bus topology.

6: ModPrsL is pulled up to Vcc_Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when inserted and deasserted "High" when the module is physically absent from the host connector.

7: IntL is an output pin. When IntL is "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and shall be pulled to host supply voltage on the host board. The INTL pin is deasserted "High" after completion of reset, when byte 2 bit 0 (Data Not Ready) is read with a value of '0' and the flag field is read (see SFF-8636).

8: The LPMode pin shall be pulled up to Vcc in the module. The pin is a hardware control


used to put modules into a low power mode when high. By using the LPMode pin and a combination of the Power_override, Power_set and High_Power_Class_Enable software control bits (Address A0h, byte 93 bits 0,1,2), the host controls how much power a module can dissipate.

9: Rx(n)(p/n) are module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm differential lines that should be terminated with 100 Ohm differentially at the Host ASIC(SerDes). The AC coupling is inside the module and not required on the Host board. For operation at 28 Gb/s the relevant standards (e.g., OIF CEI v3.1) define the signal requirements on the high-speed differential lines. For operation at lower rates, refer to the relevant standards.


Note: Due to the possibility of insertion of legacy QSFP and QSFP+ modules into a host designed for higher speed operation, it is recommended that the damage threshold of the host input be at least 1600 mV peak to peak differential. Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows. In the event of the optical signal on any channel becoming equal to or less than the level required to assert LOS, then the receiver data output for that channel shall be squelched or disabled. In the squelched or disabled state output impedance levels are maintained while the differential voltage swing shall be less than 50 mVpp. In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch Disable through the 2-wire serial interface. Rx Squelch Disable is an optional function. For specific details refer to SFF-8636.

10: Tx(n)(p/n) are module transmitter data inputs. They are AC-coupled 100 Ohm differential lines with 100 Ohm differential terminations inside the module. The AC coupling is inside the module and not required on the Host board. For operation at 28 Gb/s the relevant standards (e.g., OIF CEI v3.1) define the signal requirements on the high-speed differential lines. For operation at lower rates, refer to the relevant standards. Due to the possibility of insertion of modules into a host designed for lower speed operation, the damage threshold of the module input shall be at least 1600 mV peak to peak differential. Output squelch, hereafter Tx Squelch, for loss of input signal, hereafter Tx LOS, is an optional function. Where implemented it shall function as follows. In the event of the differential, peak-to-peak electrical signal on any channel becomes less than 50 mVpp, then the transmitter optical output for that channel shall be squelched or disabled and the associated TxLOS flag set. Where squelched, the transmitter OMA shall be less than or equal to -26 dBm and when disabled the transmitter power shall be less than or equal to -30 dBm. For applications, e.g. Ethernet, where the transmitter off condition is defined in terms of average power, disabling the transmitter is recommended and for applications, e.g. InfiniBand, where the transmitter off condition is defined in terms of OMA, squelching the transmitter is recommended. In module operation, where Tx Squelch is implemented, the default case has Tx Squelch active. Tx Squelch can be deactivated using Tx Squelch Disable through the 2-wire serial interface. Tx Squelch Disable is an optional function. For specific details refer to SFF- 8636.

Recommended Power Supply Filter



Package Dimensions



ESD

This transceiver is specified as ESD threshold 1kV for high speed data pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment

Laser Safety

This is a Class 1 Laser Product according to EN 60825-1:2014. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

Caution: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Primus IT before they become applicable to any particular order or contract. In accordance with the Primus IT policy of continuous improvement specifications may change without notice. The publication of information in this data sheet does not imply freedom from patent or other protective rights of Primus IT or others. Further details are available from any Primus IT sales representative.

Contact Information

Primus IT Limited

- 1、HongKong: RM M4/F Continental Mansion 300 King's RD HK
- 2、Tel:+86 0755-25924025
- 3、Fax:+86 0755-25924051
- 4、Website: <http://www.primus-it.com>
- 5、Email: sales@primus-it.com